Permanent Wafer Bonding and Temporary Wafer Bonding / De-Bonding Technology Using Temperature Resistant Polymers
نویسندگان
چکیده
منابع مشابه
Hydrophobic silicon wafer bonding
Wafers prepared by an HF dip without a subsequent water rinse were bonded at room temperature and annealed at temperatures up to 1100 “C. Based on substantial differences between bonded hydrophilic and hydrophobic Si wafer pairs in the changes of the interface energy with respect to temperature, secondary ion mass spectrometry (SIMS) and transmission electron microscopy (TEM), we suggest that h...
متن کاملWafer-to-Wafer Bonding for Microstructure Formation
Wafer-to-wafer bonding processes for microstructure fabrication are categorized and described. These processes have an impact in packaging and structure design. Processes are categorized into direct bonds, anodic bonds, and bonds with intermediate layers. Representative devices using wafer-to-wafer bonding are presented. Processes and methods for characterization of a range of bonding methods a...
متن کاملWafer-level Cu-Cu bonding technology
0026-2714/$ see front matter 2011 Elsevier Ltd. A doi:10.1016/j.microrel.2011.04.016 ⇑ Corresponding author. E-mail address: [email protected] (K.-N. C Semiconductor industry currently utilizes copper wafer bonding as one of key technologies for 3D integration. This review paper describes both science and technology of copper wafer bonding with regard to present applications. The classifi...
متن کامل3-D Interconnects Using Cu Wafer Bonding : Technology and Applications
3-D interconnects hold tremendous potential to reduce global interconnect latency and power dissipation. Moreover, it allows heterogeneous integration, i.e., monolithic integration of different technologies (e.g., logic, memory, and RF). This paper explores the opportunities and challenges of the 3-D integration approach by low temperature direct Cu-to-Cu wafer bonding. A thorough description o...
متن کاملHigh-Performance Temporary Adhesives for Wafer Bonding Applications
Myriad structures for stacking chips, power devices, smart cards, and thin substrates for processors have one thing in common: thin silicon. Wafer thinning will soon be an essential process step for most of the devices fabricated and packaged henceforth. The key driving forces for thinned wafers are improved heat dissipation, three-dimensional stacking, reduced electrical resistance, and substr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Photopolymer Science and Technology
سال: 2014
ISSN: 0914-9244,1349-6336
DOI: 10.2494/photopolymer.27.173